

FIG. 1





FIG. 2



3/54

FIG. 3




FIG. 4





FIG. 5

FROM DELAY
ADJUSTER 20



5/54

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

RLL MODE		RLL(2, X)					
PR MODE		1	2	3	4	5	6
		PR(1, -1)	PR(1, 1, -1, -1)	PR(1, 2, -2, -1)	PR(1, 3, -3, -1)	PR(2, 3, -3, -2)	PR(3, 4, -4, -3)
TARGET VALUE	a+b	+1	+2	+3	+4	+5	+7
	a	+1	+1	+1	+1	+2	+3
	0	0	0	0	0	0	0
	-a	-1	-1	-1	-1	-2	-3
	-(a+b)	-1	-2	-3	-4	-5	-7
GAIN	G	A	A/2	A/3	A/4	A/5	A/7

FIG. 11






FIG. 12



9/54

FIG. 13



10/54

FIG. 14






FIG. 15



12/54

FIG. 16




The diagram illustrates a digital signal processing system for a Viterbi decoder, featuring three parallel signal paths: CENTRAL SIGNAL, INNER SIGNAL, and OUTER SIGNAL.

Signal Paths and Components:

- CENTRAL SIGNAL (11):** Passes through an A/D converter (11), AGC/ATC (14), RE-SAMPLE DP LL (17), DELAY ADJUST (20), and TRANSVERSAL FILTER (21). The output of the filter is summed at junction 30 with the output of the INNER path (25) and then at junction 31 with the output of the OUTER path (26).
- INNER SIGNAL (12):** Passes through an A/D converter (12), AGC/ATC (15), RE-SAMPLE CIRCUIT (18), DELAY ADJUST (23), and TRANSVERSAL FILTER (25). The output of the filter is summed at junction 30 with the output of the CENTRAL path (21).
- OUTER SIGNAL (13):** Passes through an A/D converter (13), AGC/ATC (16), RE-SAMPLE CIRCUIT (19), DELAY ADJUST (24), and TRANSVERSAL FILTER (26). The output of the filter is summed at junction 31 with the output of the INNER path (25).

Processing and Output:

- The output of the CENTRAL path (21) is inverted (35) and summed at junction 34 with the output of the INNER path (25).
- The outputs of the CENTRAL (21) and INNER (25) paths are summed at junction 45.
- The output of the TEMPORARY DECIDE block (45) is sent TO VITERBI DECODER.
- The TEMPORARY DECIDE block (45) also outputs RLL MODE and PR MODE signals.

$$\frac{\infty}{\Gamma \Gamma \Gamma}$$


15/54

FIG. 19






FIG. 20



17/54

FIG. 21




THIS DOCUMENT CONTAINS NEITHER RECOMMENDATIONS NOR CONCLUSIONS OF THE NATIONAL BUREAU OF STANDARDS. IT IS THE PROPERTY OF THE NATIONAL BUREAU OF STANDARDS AND IS LOANED TO YOUR ORGANIZATION; IT AND ITS CONTENTS ARE NOT TO BE DISTRIBUTED OUTSIDE YOUR ORGANIZATION.

The diagram illustrates a Viterbi decoder system with three parallel processing channels for Central, Inner, and Outer signals. Each channel consists of the following components in sequence:

- AGC/ATC Block:** Receives the input signal (7.1 for Central, 7.2 for Inner, 7.3 for Outer).
- Pre EQ Block:** Receives the output from the AGC/ATC block (4.1 for Central).
- AD Block:** Receives the output from the Pre EQ block (1.1 for Central, 1.2 for Inner, 1.3 for Outer).
- DELAY ADJUST Block:** Receives the output from the AD block (2.0 for Central, 2.3 for Inner, 2.4 for Outer).
- TRANSVERSAL FILTER:** Receives the output from the DELAY ADJUST block (2.1 for Central, 2.5 for Inner, 2.6 for Outer).
- MULTIPLIER LPF Block:** Receives the output from the TRANSVERSAL FILTER (2.7 for Central, 2.8 for Inner, 2.9 for Outer).
- INVERTER (INV):** Receives the output from the MULTILIPLIER LPF block (3.5).
- DELTA ADJUST Block:** Receives the output from the INVERTER (7.7).
- TEMPORARY DECIDE Block:** Receives inputs from the MULTILIPLIER LPF block (3.4), the INVERTER (3.5), and the DELTA ADJUST block (7.7). It also receives control signals for RLL MODE and PR MODE.
- TAP DELAY Block:** Receives the output from the TEMPORARY DECIDE block (3.2).
- Output:** The output of the TAP DELAY block is fed back to the MULTILIPLIER LPF block and also sent to the VITERBI DECODER.


Additional components include a **PHASE COMPA** block (7.4) and a **LOOP FILTER** block (7.5) that receive feedback from the output and control the **VCO** block (7.6), which in turn provides a clock signal to the **AD** and **DELAY ADJUST** blocks.

SYSTEM CLOCK




20/54

FIG. 24



21/54

FIG. 25



22/54

FIG. 26





FIG. 27



The diagram illustrates a signal processing system for a Viterbi decoder, featuring three parallel processing paths for CENTRAL SIGNAL, INNER SIGNAL, and OUTER SIGNAL.

Central Path:

- 1.1 AD:** Receives the CENTRAL SIGNAL.
- 1.4 AGC ATC:** Automatic Gain Control/Automatic Threshold Control block.
- 1.7 RE-SAMPLE DPLL:** Receives feedback from the transversal filter outputs and provides a clock signal to the delay adjust and transversal filter blocks.
- 2.0 DELAY ADJUST:** Adjusts the sampling delay based on feedback from the transversal filter outputs.
- 3.0 Summing Junction:** Sums the outputs of the transversal filter and the temporary decide block.
- 3.1 Summing Junction:** Sums the outputs of the transversal filter and the temporary decide block.
- 100 TEMPORARY DECIDE:** Receives the output of the summing junction and provides a feedback signal to the summing junction.
- 101 SW:** A switch that selects between the output of the transversal filter and the output of the temporary decide block.
- TO VITERBI DECODER:** Receives the output of the switch.

Inner Path:

- 1.2 AD:** Receives the INNER SIGNAL.
- 1.5 AGC ATC:** Automatic Gain Control/Automatic Threshold Control block.
- 1.8 RE-SAMPLE CIRCUIT:** Receives the clock signal from the RE-SAMPLE DPLL block.
- 2.3 DELAY ADJUST:** Adjusts the sampling delay based on feedback from the transversal filter outputs.
- 2.5 TRANSVERSAL FILTER:** Processes the signal based on the delay adjust and clock signals.
- 2.8 MULTIPLIER LPF:** Multiplies the output of the transversal filter by a low-pass filter.


Outer Path:

- 1.3 AD:** Receives the OUTER SIGNAL.
- 1.6 AGC ATC:** Automatic Gain Control/Automatic Threshold Control block.
- 1.9 RE-SAMPLE CIRCUIT:** Receives the clock signal from the RE-SAMPLE DPLL block.
- 2.4 DELAY ADJUST:** Adjusts the sampling delay based on feedback from the transversal filter outputs.
- 2.6 TRANSVERSAL FILTER:** Processes the signal based on the delay adjust and clock signals.
- 2.9 MULTIPLIER LPF:** Multiplies the output of the transversal filter by a low-pass filter.

The outputs of the transversal filters (2.5 and 2.6) are summed at the summing junctions (3.0 and 3.1) and sent to the TO VITERBI DECODER block.

25/54

FIG. 29



[illegible]

27/54

FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38

RLL MODE	PR MODE					
	1	2	3	4	5	6
RLL (1, X) { M1-7 MMV F MD 2	PR(1, 1)	PR(1, 1, 1, 1)	PR(1, 2, 2, 1)	PR(1, 3, 3, 1)	PR(2, 3, 3, 2)	PR(3, 4, 4, 3)
	2a + 2b		6 → + 3	8 → + 4	10 → + 5	14 → + 7
	a + 2b		5 → + 2	7 → + 3	8 → + 3	11 → + 4
	2b		4 → + 1	6 → + 2	6 → + 1	8 → + 1
	a + b		3 → 0	4 → 0	5 → 0	7 → 0
	2a		2 → - 1	2 → - 2	4 → - 1	6 → - 1
	a		1 → - 2	1 → - 3	2 → - 3	3 → - 4
	0		0 → - 3	0 → - 4	0 → - 5	0 → - 7
RLL (2, X) { EFM EFMP M8-15 PR	GAIN G	A/2	A/3	A/4	A/5	A/7
	2a + 2b	4 → + 2	6 → + 3	8 → + 4	10 → + 5	14 → + 7
	a + 2b	3 → + 1	5 → + 2	7 → + 3	8 → + 3	11 → + 4
	a + b	2 → 0	3 → 0	4 → 0	5 → 0	7 → 0
	a	1 → - 1	1 → - 2	1 → - 3	2 → - 3	3 → - 4
	0	0 → - 2	0 → - 3	0 → - 4	0 → - 5	0 → - 7

FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43






FIG. 44



36/54

FIG. 45



37/54

FIG. 46




FIG. 47






FIG. 48




40/54

FIG. 49



41/54

FIG. 50



CHARACTERISTIC MODE

42/54

FIG. 51





FIG. 52



44/54

FIG. 53






FIG. 54 is a block diagram of a receiver system in a characteristic mode. The system includes a central signal path and two parallel inner and outer signal paths. The central path starts with a central signal (11) entering an AD block (12), followed by an AGC/ATC block (14), and a RE-SAMPLE DPLL block (17a). The output of the RE-SAMPLE DPLL block (17a) goes through a DELAY ADJUST block (20) and a TRANSVERSAL FILTER (21). The output of the TRANSVERSAL FILTER (21) is summed with a feedback signal (30) at a summing junction (31). The output of the summing junction (31) goes through a MULTIPLIER LPF block (27) and an INV block (35). The output of the INV block (35) is summed with a feedback signal (34) at a summing junction (34). The output of the summing junction (34) goes through a TEMPORARY DECIDE block (100a) and a SW block (101). The output of the SW block (101) is fed back to the summing junction (31). The output of the TEMPORARY DECIDE block (100a) is fed back to the summing junction (34). The output of the SW block (101) is also fed back to the summing junction (34). The output of the SW block (101) is also fed back to the summing junction (34).

FIG. 54



45/54

FIG. 55



The diagram illustrates a Viterbi decoder system architecture, organized into three parallel processing channels for Central, Inner, and Outer signals, all sharing a common Characteristic Mode.

Central Channel:

- Input:** CENTRAL SIGNAL (7.1) enters an AGC/ATC block (7.2).
- Processing:** The signal passes through a PHASE COMP (7.4A), a LOOP FILTER (7.5), and a VCO (7.6). It then enters a Pre EQ (4.1) and an AD (1.1) block.
- Filtering:** The output of the AD block goes through a DELAY ADJUST (2.0) block and a TRANSVERSAL FILTER (2.1).
- Detection:** The signal is then processed by a MULTIPLIER LPE (2.7), a ZERO-CROSS DET (2.04), and a PEAK DET (2.05).
- Decision:** The output of the PEAK DET goes through a SW (2.06) block and an INV (2.7) block.
- Output:** The final output of the Central Channel is sent to the TO VITERBI DECODER.

Inner Channel:

- Input:** INNER SIGNAL (7.2) enters an AGC/ATC block (7.2).
- Processing:** The signal passes through a PHASE COMP (7.4A), a LOOP FILTER (7.5), and a VCO (7.6). It then enters a Pre EQ (4.1) and an AD (1.2) block.
- Filtering:** The output of the AD block goes through a DELAY ADJUST (2.3) block and a TRANSVERSAL FILTER (2.3).
- Detection:** The signal is then processed by a MULTIPLIER LPE (2.8), a ZERO-CROSS DET (2.04), and a PEAK DET (2.05).
- Decision:** The output of the PEAK DET goes through a SW (2.06) block and an INV (2.7) block.
- Output:** The final output of the Inner Channel is sent to the TO VITERBI DECODER.

Outer Channel:


- Input:** OUTER SIGNAL (7.3) enters an AGC/ATC block (7.2).
- Processing:** The signal passes through a PHASE COMP (7.4A), a LOOP FILTER (7.5), and a VCO (7.6). It then enters a Pre EQ (4.1) and an AD (1.3) block.
- Filtering:** The output of the AD block goes through a DELAY ADJUST (2.4) block and a TRANSVERSAL FILTER (2.4).
- Detection:** The signal is then processed by a MULTIPLIER LPE (2.9), a ZERO-CROSS DET (2.04), and a PEAK DET (2.05).
- Decision:** The output of the PEAK DET goes through a SW (2.06) block and an INV (2.7) block.
- Output:** The final output of the Outer Channel is sent to the TO VITERBI DECODER.

Common Components and Connections:

- Character Mode:** A common CHARACTERISTIC MODE signal (2.9) is distributed to the TRANSVERSAL FILTERS (2.1, 2.3, 2.4) and the MULTIPLIER LPE blocks (2.7, 2.8, 2.9).
- Temporary Decide:** A TEMPORARY DECIDE block (100a) receives inputs from the PEAK DET blocks (2.05) and the INV blocks (2.7).
- SW (Switch):** A SW block (101) receives inputs from the PEAK DET blocks (2.05) and the INV blocks (2.7).
- Summing Junctions:** Summing junctions (3.0, 3.1) combine the outputs of the PEAK DET blocks (2.05) and the INV blocks (2.7) before the signal enters the TRANSVERSAL FILTERS (2.1, 2.3, 2.4).
- Output:** The final output of the system is sent to the TO VITERBI DECODER.

48/54

FIG. 57




The diagram illustrates a signal processing system in CHARACTERISTIC MODE, featuring three parallel processing channels for CENTRAL SIGNAL, INNER SIGNAL, and OUTER SIGNAL. Each channel consists of the following components:

- AD (1.1, 1.2, 1.3):** Analog-to-Digital converter.
- AGC/ATC (1.4, 1.5, 1.6):** Automatic Gain Control / Automatic Threshold Control.
- RE-SAMPLE DPLL (1.7a, 1.8, 1.9):** Resample and Digital Phase-Locked Loop.
- DELAY ADJUST (2.0, 2.2, 2.4):** Delay adjustment block.
- TRANSVERSAL FILTER (2.5, 2.6):** Transversal filter.
- MULTIPLIER/LPF (2.8, 2.9):** Multiplier and Low Pass Filter.

Additional components include a **SW (1.01)** (Switch) and a **TEMPORARY DECIDE (1.00a)** block. The output of the CENTRAL SIGNAL channel is sent **TO VITERBI DECODER**.

50/54

FIG. 59



51/54

FIG. 60






FIG. 61



52/54

FIG. 62



54/54

FIG. 63

